- Main
- Engineering
- Verilog by Example: A Concise...
Verilog by Example: A Concise Introduction for FPGA Design
Blaine Readler你有多喜歡這本書?
文件的質量如何?
下載本書進行質量評估
下載文件的質量如何?
A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.
類別:
年:
2011
出版商:
Full Arc Press
語言:
english
頁數:
124
ISBN 10:
0983497303
ISBN 13:
9780983497301
文件:
PDF, 5.77 MB
你的標籤:
IPFS:
CID , CID Blake2b
english, 2011
該文件將發送到您的電子郵件地址。 您最多可能需要 1-5 分鐘收到它。
該文件將通過電報信使發送給您。 您最多可能需要 1-5 分鐘收到它。
注意:確保您已將您的帳戶鏈接到 Z-Library Telegram 機器人。
該文件將發送到您的 Kindle 帳戶。 您最多可能需要 1-5 分鐘就能收到它。
請注意:您需要驗證要發送到 Kindle 的每本書。 檢查您的郵箱是否有來自 Amazon Kindle 的驗證郵件。
轉換進行中
轉換為 失敗